

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

IEEE XPLORE GUIDE

Search Session History

Mon, 18 Jul 2005, 1:21:08 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- · Run a search

 _	

Recent Search Queries

Search Query Display

- #1 ((tradeoffs in modeling)<in>metadata)
- #2 ((tradeoffs in modeling)<in>metadata)
- #3 ((gauthier and power)<in>metadata)
- #4 ((gauthier and power and converter?)<in>metadata)
- #5 (gauthier and power and microprocessor<IN>metadata)
- #6 (gauthier and power and microprocessor and bump? <IN>metadata)
- #7 (power and microprocessor and bump?<IN>metadata)
- #8 (power and microprocessor and bump? and grid<IN>metadata)
- ((microprocessor and (power <sentence> distribution) and bunp and grid)<...
- #10 ((microprocessor and model* and power and bump and grid) <in>metadata)
- #11 ((microprocessor and model* and power and bump and grid) <in>metadata)
- #12 ((((microprocessor and model* and power and bump and grid) <in>metadata))&l...
- #13 (microprocessor and model* and power and bump and grid and (load near/5 model?)&...



Minspec*

Help Contact Us Privacy &:

© Copyright 2005 IEEE -



Welcome United States Patent and Trademark Office

Search Results

:,

BROWSE

SEARCH

IEEE XPLORE GUIDE

		r "(gauthier and pe ch matched 8 of 11		d microprocessor <in>metadata)" ocuments.</in>	🖾 e-mail
				ed, 25 to a page, sorted by Relevance in Descending order.	
»	View Ses	sion History			
*	New Sea	r <u>ch</u>	Modi	dify Search	
	» Кеу		(gauth	uthier and power and microprocessor <in>metadata)</in>	
	IEEE JNI	LEEE Journal or Magazine	□ c	Check to search only within this results set	
	IEE JNL	IEE Journal or Magazine	Displ	play Format: Citation & Abstract	
	ieee Cnf	IEEE Conference Proceeding	Select	i Article Information	
	IEE CNF	IEE Conference Proceeding		1. Overview of complementary GaAs technology for high-speed VLSI circ Brown, R.B.; Bernhardt, B.; LaMacchia, M.; Abrokwah, J.; Parakh, P.N.; Bas	
	STD	IEEE Standard		Stetson, S.; Gauthier, C.R.; Foster, D.; Crawforth, B.; McQuire, T.; Sakallah, T.N.;	
				Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 6, Issue 1, March 1998 Page(s):47 - 51	
				AbstractPlus References Full Text: PDF(108 KB) IEEE JNI.	
				2. Complementary GaAs technology for a GHz microprocessor Brown, R.B.; Basso, T.D.; Parakh, P.N.; Gold, S.M.; Gauthier, C.R.; Lomax, Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1996. Technical 3-6 Nov. 1996 Page(s):313 - 316	
				AbstractPlus Full Text: PDF(592 KB) IEEE CNF	
			C	 A microprocessor based power plant monitor and control system having capability Rousso, P.; Lew, P.; Gauthier, R.; Petrescu, D.; Cobo, J.; Vermette, Y.; Telecommunications Energy Conference, 1988. INTELEC '88., 10th Internat 30 Oct2 Nov. 1988 Page(s):257 - 264 	
				AbstractPlus Full Text: PDF(468 KB) IEEE CNF	
				4. Macro-modeling concepts for the chip electrical interface Amick, B.W.; Gauthier, C.R.; Liu, D.; Design Automation Conference, 2002. Proceedings. 39th 10-14 June 2002 Page(s):391 - 394	
		*		AbstractPlus Full Text: PDF(608 KB) IEEE CNF	
		·		 A 150-MOPS GaAs 8-bit slice processor Gauthier, R.V.; Weissman, J.; Peterson, B.E.; Florez, J.M.; Solid-State Circuits, IEEE Journal of Volume 23, Issue 5, Oct. 1988 Page(s):1195 - 1202 	
				AbstractPlus Full Text: PDF(612 KB) IEEE JNL	
				 Colif: A design representation for application-specific multiprocessor S Cesario, W.O.; Nicolescu, G.; Gauthier, Ł.; Lyonnard, D.; Jerraya, A.A.; Design & Test of Computers, IEEE Volume 18, Issue 5, SeptOct. 2001 Page(s):8 - 20 	OCs

AbstractPlus | References | Full Text: PDF(160 KB) | IEEE JNL

AbstractPlus | Full Text: PDF(154 KB) REEE CNF

7. A novel integrated packaging technique for high density DC-DC converters proviefficiency and thermal management
Wanes, J.;
Applied Power Electronics Conference and Exposition, 2004. APEC '04. Nineteenth Ar Volume 2, 2004 Page(s):1229 - 1235 vol.2
AbstractPlus | Full Text: PDF(1838 KB) | IEEE CNF
 8. Sixth IEEE International High-Level Design Validation and Test Workshop
High-Level Design Validation and Test Workshop, 2001. Proceedings. Sixth IEEE Inter 7-9 Nov. 2001

Minspec*

Help Contact Us Privacy & :

© Copyright 2005 IEEE -



Welcome United States Patent and Trademark Office

Search Results

:

BROWSE

SEARCH

IEEE XPLORE GUIDE

>>

Results for "(gauthier and power and microprocessor and bump?<in>metadata)" Your search matched 0 of 1194402 documents.

. e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

» Key

IEEE JNL IEEE Journal or

Magazine

IEE Journal or

IEE JNL

Magazine

IEEE CNF

IEEE Conference Proceeding

IEE CNF IEE Conference

Proceeding

BEEE STD

IEEE Standard

(gauthier and power and microprocessor and bump?<in>metadata)

Check to search only within this results set Display Format:

Citation C Citation & Abstract

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Help Contact Us Privacy &:

@ Copyright 2005 IEEE --

भार्य फेक्टर होश # inspec

⊠e-mail



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

٠,

BROWSE

SEARCH

IEEE XPLORE GUIDE

Your search matched 19 of 1194402 documents.

A maxir

» View Ses	ssion History						
» New Sea	rch	Modi	fy S	earch			
» Key		(powe	ran	d microprocessor and bump? <in>metadata)</in>			
IEEE JNL IEEE Journal or			hec	sk to search only within this results set			
ince six	Magazine	Displ	Display Format: © Citation © Citation & Abstract				
程度はNE IEE Journal or Magazine							
IEEE CNF	IEEE Conference Proceeding	Select	3	Article Information			
IEE CNF IEEE STD	IEE Conference Proceeding IEEE Standard		1.	A 1.3-GHz fifth-generation SPARC64 microprocessor Ando, H.; Yoshida, Y.; Inoue, A.; Sugiyama, I.; Asakawa, T.; Morita, K.; Muta, T.; Moridada, S.; Yamashita, H.; Satsukawa, Y.; Konmoto, A.; Yamashita, R.; Sugiyama, H. Solid-State Circuits, IEEE Journal of			
0.0				Volume 38, Issue 11, Nov. 2003 Page(s):1896 - 1905			
				AbstractPlus References Full Text: PDF(1120 KB) IEEE JNL			
		.	2.	Modeling the power ralls in leading edge mlcroprocessor packages Michalka, T.L.; Electronic Components and Technology Conference, 1998. 48th IEEE 25-28 May 1998 Page(s):598 - 604			
				AbstractPlus Full Text: PDF(732 KB) IEEE CNF			
			3.	A low-cost plated column bump technology for sub 100 /spl mu/m and WLP app Gupta, D.; Fria, M.; Kalle, F.; Electronic Components and Technology, 2004. ECTC '04. Proceedings Volume 1, 1-4 June 2004 Page(s):58 - 61 Vol.1	pli		
				AbstractPlus Full Text: PDF(512 KB) IEEE CNF			
			4.	Experimental method of measuring C4 die bump temperature for electronics par Chau, D.S.; Chia-Pin Chiu; Torresola, J.; Prstic, S.; Reynolds, S.; Thermal and Thermomechanical Phenomena in Electronic Systems, 2004. ITHERM Intersociety Conference on 1-4 June 2004 Page(s):91 - 95 Vol.1			
				AbstractPlus Full Text: PDF(527 KB) IEEE CNF			
			5.	Evaluation of a low-cost column bump technology for fine-pitch flip chip and W Gupta, D.; Kalle, F.; Fria, M.; Electronics Manufacturing Technology Symposium, 2004. IEEE/CPMT/SEMI 29th Int Jul 14-16, 2004 Page(s):18 - 21			
				AbstractPlus Full Text: PDF(621 KB) #EEE CNF			
			6.	Design of HWSI multichip modules for quick prototyping and manufacturing Lee, Y.C.; Electronic Components and Technology Conference, 1990. Proceedings., 40th 20-23 May 1990 Page(s):586 - 591 vol.1			
				AbstractPlus Full Text: PDF(388 KB) REEE CNF			

7. Design methodology for chip-on-chip applications Low, Y.L.; Frye, R.C.; O'Connor, K.J.; Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Volume 21, Issue 3, Aug. 1998 Page(s):298 - 301
AbstractPlus References Full Text: PDF(172 KB) IEEE JNL
8. A 1-GHz-clock Josephson microcomputer system Yano, S.; Hatano, Y.; Mori, H.; Yamada, H.; Nakahara, K.; Hirano, M.; Kawabe, U.; Magnetics, IEEE Transactions on Volume 27, Issue 2, Mar 1991 Page(s):2618 - 2625
AbstractPlus Full Text: PDF(1268 KB) HEEE JNL
 Comparison of electroplated eutectic Bi/Sn and Pb/Sn solder bumps on various Se-Young Jang; Kyung Wook Paik; Electronics Packaging Manufacturing, IEEE Transactions on [see also Components, P Manufacturing Technology, Part C: Manufacturing, IEEE Transactions on] Volume 24, Issue 4, Oct. 2001 Page(s):269 - 274
AbstractPlus References Full Text: PDF(168 KB) IEEE JNL
10. Modular robots Yim, M.; Ying Zhang; Duff, D.; Spectrum, IEEE Volume 39, Issue 2, Feb. 2002 Page(s):30 - 34
AbstractPlus Full Text: PDF(537 KB) Full Text: HTML IEEE JNL.
11. A study on coining processes of solder bumps on organic substrates Jae-Woong Nah; Kyung Wook Paik; Tae-Kyung Hwang; Won-Hoe Kim; Electronics Packaging Manufacturing, IEEE Transactions on [see also Components, P Manufacturing Technology, Part C: Manufacturing, IEEE Transactions on] Volume 26, Issue 2, April 2003 Page(s):166 - 172
AbstractPlus References Full Text: PDF(1084 KB) IEEE JNL
12. Resin flow characteristics of underfill encapsulant for flip-chip interconnection Yamada, H.; Togasaki, T.; Components and Packaging Technologies, IEEE Transactions on [see also Componer and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions o Volume 26, Issue 1, March 2003 Page(s):268 - 274
AbstractPlus References Full Text: PDF(464 KB) IEEE JNI.
13. Compact packaging of optical and electronic components for on-board optical in Han Seo Cho; Kun-Mo Chu; Saekyoung Kang; Sung Hwan Hwang; Byung Sup Rho; W Joon-Sung Kim; Jang-Joo Kim; Hyo-Hoon Park; Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Mi Technology, Part B: Advanced Packaging, IEEE Transactions on] Volume 28, Issue 1, Feb 2005 Page(s):114 - 120
AbstractPlus Full Text: PDF(872 KB) IEEE JNL
14. Effects of substrate metallization on the degradation of flip chip interconnects us electromigration Wu, J.D.; Lee, C.W.; Zheng, P.J.; Li, S.; Advanced Packaging Materials: Processes, Properties and Interfaces, 2004. Proceedir International Symposium on 2004 Page(s):25 - 30 AbstractPlus I Full Text: PDF(4334 KB) 1898 CNS
AbstractPlus Full Text: PDF(4334 KB) IEEE CNF

. 4

	15. 3D stacked high density packages with bumpless Interconnect technology Lin, C.W.C.; Chiang, S.C.L.; Yang, T.K.A.; Nuclear Science Symposium Conference Record, 2003 IEEE Volume 1, 19-25 Oct. 2003 Page(s):73 - 77 Vol.1
	AbstractPlus Full Text: PDF(536 KB) IEEE CNF
	16. A study in flip-chip UBM/bump reliability with effects of SnPb solder composition Wu, J.D.; Zheng, P.J.; Lee, C.W.; Hung, S.C.; Lee, J.J.; Reliability Physics Symposium Proceedings, 2003. 41st Annual. 2003 IEEE Internation 30 March-4 April 2003 Page(s):132 - 139
	AbstractPlus Full Text: PDF(673 KB) IEEE CNF
	17. Processing and reliability of flip-chip on board connections Collier, P.A.; Teo, K.H.; Electronic Packaging Technology Conference, 1997. Proceedings of the 1997 1st 8-10 Oct. 1997 Page(s):251 - 258
	AbstractPlus Full Text: PDF(1092 KB) IEEE CNF
	18. EMI and power delivery design in PC systems Herrell, D.; Beker, B.; Electrical Performance of Electronic Packaging, 1997., IEEE 6th Topical Meeting on 27-29 Oct. 1997 Page(s):23 - 26
	AbstractPlus Full Text: PDF(332 KB) IEEE CNF
	19. A high performance SI on Si multichip module technology Rucker, T.G.; Mencinger, N.; Murali, V.; Regis, K.; Shukla, R.; Sundahl, R.; Siu, B.; VLSI Technology, 1992. Digest of Technical Papers. 1992 Symposium on 2-4 June 1992 Page(s):72 - 73
	AbstractPlus Full Text: PDF(428 KB) IEEE CNF
200000000000000000000000000000000000000	

Minspec*

Help Contact Us Privacy &:

© Copyright 2005 IEEE -



Welcome United States Patent and Trademark Office

Search Results

:

BROWSE

SEARCH

IEEE XPLORE GUIDE

>>

Results for "((microprocessor and model* and power and bump and grid)<in>metadata)" Your search matched 1 of 1194402 documents.

✓ e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

» Key

((microprocessor and model* and power and bump and grid)<in>metadata) IEEE JNI, IEEE Journal or

Magazine

Display Format:

Check to search only within this results set

Citation C Citation & Abstract

IEE Journal or IEE JNL

Magazine

IEEE CNF

IEEE

STD

IEEE Conference Proceeding

IEE CNF IEE Conference

IEEE Standard

Proceeding

1. Modeling the power rails in leading edge microprocessor packages

Michalka, T.L.;

Electronic Components and Technology Conference, 1998. 48th IEEE

25-28 May 1998 Page(s):598 - 604

AbstractPlus | Full Text: PDF(732 KB) IEEE CNF

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

indexed by

☑ e-mail



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

>>

Results for "((gauthier and power and converter?)<in>metadata)"

Your search matched 0 of 1194402 documents.

» View Session History

» New Search

Modify Search

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Key

IEEE JNL IEEE Journal or

Magazine

IEE JNL IEE Journal or

Magazine

IEEE CNF

STD

IEEE Conference Proceeding

IEE CNF IEE Conference

Proceeding

IEEE

IEEE Standard

((gauthier and power and converter?)<in>metadata)

Check to search only within this results set

© Citation © Citation & Abstract

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Help Contact Us Privacy &:

@ Copyright 2005 IEEE --

indexed by Minspec



Welcome United States Patent and Trademark Office

Search Results

:

BROWSE

SEARCH

IEEE XPLORE GUIDE

	or "((tradeoffs in m rch matched 6 of 11			☑ e-mail
A maximu	ım of 100 results ar	e displayed	, 25 to a page, sorted by Relevance in Descending order.	
	sion History			
» <u>New Sea</u>	<u>rch</u>	Modi	fy Search	
» Key		((trade	eoffs in modeling) <in>metadata)</in>	
IEEE JNI	≟ IEEE Journal or Magazine	Сс	heck to search only within this results set	
IEE JNL	IEE Journal or Magazine	Displ	ay Format: Citation Citation & Abstract	
IEEE CNF	IEEE Conference Proceeding	Select	Article Information	
IEE CNF	IEE Conference Proceeding		Modeling of power distribution systems for high-performance microproc Herrell, D.J.; Beker, B.;	essors
STD	IEEE Standard		Advanced Packaging, IEEE Transactions on [see also Components, Packagir Technology, Part B: Advanced Packaging, IEEE Transactions on] Volume 22, Issue 3, Aug. 1999 Page(s):240 - 248	ng and Ma
			AbstractPlus References Full Text: PDF(236 KB) IEEE JNL.	
			 Optimal retrial and timeout strategies for accessing network resources Libman, L.; Orda, A.; Networking, IEEE/ACM Transactions on Volume 10, Issue 4, Aug. 2002 Page(s):551 - 564 	
			AbstractPlus References Full Text: PDF(445 KB) IEEE JNI.	
			3. Modeling the economics of testing: a DFT perspective Nag, P.K.; Gattiker, A.; Sichao Wei; Blanton, R.D.; Maly, W.; Design & Test of Computers, IEEE Volume 19, Issue 1, JanFeb. 2002 Page(s):29 - 41	
			AbstractPlus References Full Text: PDF(180 KB) IEEE JNL	
			 Unsupervised robust nonparametric estimation of the hemodynamic residness fMRI experiment Ciuciu, P.; Poline, JB.; Marrelec, G.; Idier, J.; Pallier, C.; Benali, H.; Medical Imaging, IEEE Transactions on Volume 22, Issue 10, Oct. 2003 Page(s):1235 - 1251 	ponse fu
			AbstractPlus References Full Text: PDF(1195 KB) IEEE JNL	
			5. Tradeoffs in modeling the response of power delivery systems of high-processors Beker, B.; Hirsch, T.; Electrical Performance of Electronic Packaging, 2000, IEEE Conference on. 23-25 Oct. 2000 Page(s):77 - 80	erformar
			AbstractPlus Full Text: PDF(564 KB) IEEE CNF	
			6. Model-integrated design toolset for polymorphous computer-based systemes, B.; Bapty, T.; Abbott, B.; Neema, S.; Chhokra, K.; Engineering of Computer-Based Systems, 2003. Proceedings. 10th IEEE Inter-Workshop on the	



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((microprocessor and model* and power and bump and grid)<in>metadata))<and>(microproce..." ☑ e-mail Your search matched 0 of 1 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

ø	New	Sea	rc)	

Modify Search

» Key

((((microprocessor and model* and power and bump and grid)<in>metadata))<and>(n

IEEE JNL IEEE Journal or

Magazine

Check to search only within this results set

IEE JNL IEE Journal or Magazine

Display Format:

© Citation © Citation & Abstract

REE CNF

IEEE Conference

Proceeding

IEE CNF IEE Conference

Proceeding

No results were found.

IEEE STD

IEEE Standard

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Help Contact Us Privacy &:

© Copyright 2005 IEEE --

indexed by # Inspe



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(microprocessor and model* and power and bump and grid and (load near/5 model?) <in>metadata)"

🕜 e-mail

Your search matched 0 of 1194402 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

в Кеу

(microprocessor and model* and power and bump and grid and (load near/5 model?)

IEEE JNL IEEE Journal or

Magazine

Check to search only within this results set

IEE JNL

IEE Journal or Display Format: Magazine

© Citation © Citation & Abstract

1888 CNF

IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

No results were found.

IEEE

IEEE Standard STD

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Help Contact Us Privacy &:

© Copyright 2005 (EEE --

indexed by

Due to system maintenance, DataStar will not be available on Saturday July 23, 2005 from 4:00 a.m. until 10:00 a.m. GMT + 2. Thank you for your understanding.



Dial g DataStar, options logoff feedback help database specific Advanced Search: INSPEC - 1969 to date (INZZ)

Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	microprocessor AND power AND model AND converter	unrestricted	53	show titles
2	INZZ	microprocessor AND power AND model AND converter AND bump AND grid	unrestricted	0	-
3	INZZ	power AND model AND converter AND bump AND grid AND load	unrestricted	0	-

hide | delete all search steps... | delete individual search steps...

Classification codes C: Computer & Control

	whole document	
Information added since: or: none (YYYYMMDD)		
Select special search terms from the following lis	t(s):	
Classification codes A: Physics, 0-1		
Classification codes A: Physics, 2-3		
Classification codes A: Physics, 4-5		•
Classification codes A: Physics, 6		
Classification codes A: Physics, 7		
Classification codes A: Physics, 8		
Classification codes A: Physics, 9	•	
Classification codes B: Electrical & Electronics	s, 0-5	
Classification codes B: Electrical & Electronic	s, 6-9	



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

microprocessor and power and converter and model and bump



THE ACH DIG TALLIERARY

Feedback Report a problem Satisfaction survey

Terms used microprocessor and power and converter and model and bump and grid

window

Found 33,555 of 157,873

Sort results by

Results 1 - 20 of 200

relevance expanded form

Try an Advanced Search Save results to a Binder Try this search in The ACM Guide Search Tips

Display results

Result page: **1** 2 3 4 5 6 7 8 9 10

Best 200 shown

Relevance scale 🔲 📟 📟

1 Low power converter circuits: Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation

Open results in a new

Gerhard Schrom, Peter Hazucha, Jae-Hong Hahn, Volkan Kursun, Donald Gardner, Siva Narendra, Tanay Karnik, Vivek De

August 2004 Proceedings of the 2004 international symposium on Low power electronics and design

Full text available: pdf(225.30 KB) Additional Information: full citation, abstract, references, index terms

Rapidly increasing input current of microprocessors resulted in rising cost and motherboard real estate occupied by decoupling capacitors and power routing. We show by analysis that an on-die switching DC-DC converter is feasible for future microprocessor power delivery. The DC-DC converter can be fabricated in an existing CMOS process (90nm-180nm) with a back-end thin-film inductor module. We show that 85% efficiency and 10% output voltage droop can be achieved for 4:1, 3:1, and 2:1 conversion ...

Keywords: 3-D integration, DC-DC converter, integrated magnetics, on-die switching converter, power delivery

2 Session 10C: Embedded tutorial: IC power distribution challenges: IC power distribution challenges



Sudhakar Bobba, Tyler Thorp, Kathirgamar Aingaran, Dean Liu

November 2001 Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(125.96 KB)

Additional Information: full citation, abstract, references, citings, index terms

With each technology generation, delivering a timevarying current with reduced nominal supply voltage variation is becoming more difficult due to increasing current and power requirements. The power delivery network design becomes much more complex and requires accurate analysis and optimizations at all levels of abstraction in order to meet the specifications. In this paper, we describe techniques for estimation of the supply voltage variations that can be used in the design of the power delive ...

Future performance challenges in nanometer design Dennis Sylvester, Himanshu Kaul June 2001 Proceedings of the 38th conference on Design automation



Full text available: pdf(252.60 KB) Additional Information: full citation, abstract, references, citings, index

We highlight several fundamental challenges to designing high-performance integrated circuits in nanometer-scale technologies (i.e. draRita Glover, EDA Today, L.C.wn feature sizes < 100 nm). Dynamic power scaling trends lead to major packaging problems. To alleviate these concerns, tMarc Halpernhermal monitoring and feedback mechanisms can limit worst-case dissipation and reduce costs. Furthermore, a flexible multi-Vdd + multi-Vth + re-sizing approach is advocated to leverage the inherent pr ...

4 Proceedings of the SIGNUM conference on the programming environment for development of numerical software



March 1979 ACM SIGNUM Newsletter, Volume 14 Issue 1

Full text available: pdf(5.02 MB)

Additional Information: full citation

5 Power grid design and analysis techniques: A stochastic approach To power grid analysis



Sanjay Pant, David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(312.28 KB) Additional Information: full citation, abstract, references, index terms

Power supply integrity analysis is critical in modern high perfor-mance designs. In this paper, we propose a stochastic approach to obtain statistical information about the collective IR and LdI/dt drop in a power supply network. The currents drawn from the power grid by the blocks in a design are modelled as stochastic processes and their statistical information is extracted, including correlation infor-mation between blocks in both space and time. We then propose a method to propagate the stat ...

Keywords: IR drop, Ldi/dt, power supply networks

Power distribution issues: Macro-modeling concepts for the chip electrical interface Brian W. Amick, Claude R. Gauthier, Dean Liu June 2002 Proceedings of the 39th conference on Design automation



Full text available: pdf(515,95 KB) Additional Information: full citation, abstract, references, index terms

The power delivery network is made up of passive elements in the distribution network, as well as the active transistor loads. A chip typically has three types of power supplies that require attention: core, I/O, and analog. Core circuits consist of digital circuits and have the largest current demand. In addition to all of the system issues/models for the core, modeling the I/O subsystem has the additional requirement of modeling return paths and discontinuities. The analog circuits present yet ...

Keywords: VLSI power distribution, analog and I/O power delivery, high speed microprocessor design, inductance

PixelFlow: the realization



John Eyles, Steven Molnar, John Poulton, Trey Greer, Anselmo Lastra, Nick England, Lee Westover

August 1997 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on **Graphics hardware**

Full text available: pdf(1.54 MB)

Additional Information: full citation, references, citings, index terms

Keywords: compositing, deferred shading, object-parallel, rendering, scalable

Power, buffering and open source: A fast algorithm for power grid design Jaskirat Singh, Sachin S. Sapatnekar



April 2005 Proceedings of the 2005 international symposium on physical design

Full text available: pdf(232.25 KB) Additional Information: full citation, abstract, references, index terms

This paper presents an efficient heuristic algorithm to design a power distribution network of a chip by employing a successive partitioning and grid refinement scheme. In an iterative procedure, the chip area is recursively bipartitioned, and the wire pitches and the wire widths of the power grid in the partitions are repeatedly adjusted to meet the voltage drop and current density specifications. By using the macromodels of the power grid constructed in the previous levels of partitioning, the ...

Keywords: bipartitioning, locality, macromodel, optimization, power grid design, wire pitch

9 Energy and thermal-aware design: Compact thermal modeling for temperature-aware design



Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghosh, Sivakumar Velusam

June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(341.85 KB) Additional Information: full cliation, abstract, references, index terms

Thermal design in sub-100nm technologies is one of the major challenges to the CAD community. In this paper, we first introduce the idea of *temperature-aware* design. We then propose a compact thermal model which can be integrated with modern CAD tools to achieve a temperature-aware design methodology. Finally, we use the compact thermal model in a case study of microprocessor design to show the importance of using temperature as a guideline for the design. Results from our thermal model s ...

Keywords: leakage, power-aware design, reliability, temperature-aware computing, temperature-aware design, thermal model

10 Power Grid and Signal Integrity Analysis: Scaling trends of on-chip Power distribution noise



Andrey V. Mezhiba, Eby G. Friedman

April 2002 Proceedings of the 2002 international workshop on System-level interconnect prediction

Full text available: pdf(110.79 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

The design of power distribution networks in high performance integrated circuits has become significantly more challenging with recent advances in process technology. As on-chip currents exceed tens of amperes and circuit clock periods are reduced well below a nanosecond, the signal integrity of the on-chip power supply has become a primary concern in integrated circuit design. The existing work on power distribution noise scaling is reviewed and extended to include the scaling of the inductanc ...

Keywords: power distribution, power supply noise, technology scaling

11 System-level power optimization: techniques and tools

Luca Benini, Giovanni de Micheli



Full text available: pdf(385.22 KB)

Additional Information: full citation, abstract, references, citings, index <u>terms</u>

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

12 On the impact of on-chip inductance on signal nets under the influence of power grid noise

T. Chen

March 2001 Proceedings of the conference on Design, automation and test in Europe

Full text available: pdf(5.04 MB)

Additional Information: full citation, references, index terms

13 Power grid design and analysis techniques: Optimal placement of power supply pads and pins



Min Zhao, Yuhong Fu, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(207.21 KB) Additional Information: full citation, abstract, references, index terms

Power delivery networks of VLSI chips require adequate input supply connections to ensure reliable performance. This paper addresses the problem of finding an optimum set of pads, pins, and on-chip voltage regulators, and their placement in a given power supply network, subject to constraints on the voltage drops in the network and maximum currents through the pads, pins and regulators. The problem is modeled as a mixed integer linear program using macromodeling techniques and several heuristic ...

Keywords: pad optimization, pad placement

14 Low Power Design: Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU



Joel Grodstein, Rachid Rayess, Tad Truex, Linda Shattuck, Sue Lowell, Dan Bailey, David Bertucci, Gabriel Bischoff, Daniel Dever, Mike Gowan, Roy Lane, Brian Lilly, Krishna Nagalla, Rahul Shah, Emily Shriver, Shi-Huang Yin, Shannon Morton

April 2002 Proceedings of the 12th ACM Great Lakes symposium on VLSI

Full text available: pdf(205.76 KB) Additional Information: full citation, abstract, references, index terms

A 1.75 MByte L2 cache has been designed and fabricated as part of the Alpha 21364 microprocessor[1] (Figure 1), in a .18m bulk CMOS process. The cache was designed to run at 1.2 GHz, and pass-1 samples confirm this. While Alpha CPUs are known primarily for high speed, the combination of package constraints and a tight schedule forced careful attention to the integrated whole of power expenditure and the interaction of CAD with design. The cache consumes only 7% of total die power.

Keywords: CPU, cache memory, logic verification, low-power, timing verification

15 On-chip inductance modeling

David Blaauw, Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Junfeng Wang March 2000 Proceedings of the 10th Great Lakes symposium on VLSI

Full text available: mbdf(576.07 KB)

Additional Information: full citation, abstract, references, citings, index terms

With operating frequencies approaching the gigahertz range, inductance is becoming an increasingly important consideration in the design and analysis of on-chip interconnect. We present an accurate technique for modeling and analyzing the effects of parasitic inductance on power grid noise, signal delay and crosstalk. We propose a detailed circuit model composed of interconnect resistance, inductance and distributed capacitance, device decoupling capacitances, quiescent activity in the grid, ...

16 Challenges and design choices in nanoscale CMOS

Siva G. Narendra

. 3

March 2005 ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 1 Issue 1

Full text available: pdf(5.35 MB)

Additional Information: full citation, abstract, references, index terms

The driving force for the semiconductor industry growth has been the elegant scaling nature of CMOS technology. In this article, we will first review the history of technology scaling that follows Moore's law from the prespective of microprocessor designs. Challenges to continue the historical scaling trends will be highlighted and design choices to address two specific challenges, process variation and leakage power, will be discussed. In nanoscale CMOS technology generations, supply and thresh ...

Keywords: CMOS, leakage power, nanoscale, process variation

17 Getting to the bottom of deep submicron II: a global wiring paradigm

Dennis Sylvester, Kurt Keutzer

April 1999 Proceedings of the 1999 international symposium on Physical design

Full text available: pdf(1.23 MB) Additional Information: full citation, references, citings, index terms

18 Session 10C: Embedded tutorial: IC power distribution challenges: Challenges in power-ground integrity

Shen Lin, Norman Chang

November 2001 Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(54.74 KB)

Additional Information: full citation, abstract, references, citings, index terms

With the advance of semiconductor manufacturing, EDA, and VLSI design technologies, circuits with increasingly higher speed are being integrated at an increasingly higher density. This trend causes correspondingly larger voltage fluctuations in the on-chip power distribution network due to IR-drop, L di/dt noise, or LC resonance. Therefore, Power-Ground integrity becomes a serious challenge in designing future high-performance circuits. In this paper, we will introduce Power Ground integrity, ad ...

19 Power grid design and analysis techniques: Efficient power/ground network analysis for power integrity-driven design methodology

Su-Wei Wu, Yao-Wen Chang

June 2004 Proceedings of the 41st annual conference on Design automation

Full text available: pdf(177.31 KB) Additional Information: full citation, abstract, references, index terms

As technology advances, the metal width is decreasing with the length increasing, making the resistance along the power line increase substantially. Together with the nonlinear scaling of the threshold voltage that makes the ratio of the threshold voltage to the supply voltage rise, the voltage (IR) drop become a serious problem in modern VLSI design. Traditional power/ground (P/G) network analysis methods are typically very computationally expensive and thus not feasible to be integrated into f ...

Keywords: footnotesize floorplanning, power/ground network

20 <u>Highlights of ISSCC and the design of state-of-the-art microprocessors: A 1.5GHz third generation itanium® 2 processor</u>

Jason Stinson, Stefan Rusu

. 2

June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(403.60 KB) Additional Information: full citation, abstract, references, index terms

This 130nm Itanium® 2 processor implements the Explicitly Parallel Instruction Computing (EPIC) architecture and features an on-die 6MB, 24-way set associative L3 cache. The 374mm2 die contains 410M transistors and is implemented in a dual-Vt process with 6 layers copper interconnect and FSG dielectric. The processor runs at 1.5GHz at 1.3V and dissipates a maximum of 130W. This paper reviews circuit design and package details, power delivery, RAS, DFT and DFM features, as well as an overvie ...

Keywords: design methodology, on-die cache, processor, reliability, test

Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 ne

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player

WEST Search History

Hide Items		***************************************	
Hide Items II	** Restore		
		·	

DATE: Monday, July 18, 2005

Hide?	<u>Set</u> Name	Query	<u>Hit</u> Count
	DB=PG	PB,USPT; THES=ASSIGNEE; PLUR=YES; OP=ADJ	
	L3	microprocessor and power converter* and model\$ and bump and grid and load	0
\Box	L2	L1 and microprocessor and (power converter? same model\$)	1
	L1	gauthier.in. and power and model\$	111

END OF SEARCH HISTORY

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 1 through 1 of 1 returned.

1. Document ID: US 20020143514 A1

L2: Entry 1 of 1

File: PGPB

Oct 3, 2002

PGPUB-DOCUMENT-NUMBER: 20020143514

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020143514 A1

TITLE: Low-complexity, high accuracy model of a CPU power distribution system

PUBLICATION-DATE: October 3, 2002

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Gauthier, Claude R.

Fremont

CA

US

Amick, Brian W.

Sunnyvale

CA

US

US-CL-CURRENT: 703/18; 716/1

Generate Collection Print Fwd Refs	Bkwd Refs Generate
Term	Documents
MICROPROCESSOR	240455
MICROPROCESSORS	57639
POWER	1419910
POWERS	87673
CONVERTER?	0
CONVERTERA	1
CONVERTERD	20
CONVERTERE	1
CONVERTERS	87938
CONVERTERT	1
CONVERTERY	